## IN THE CLAIMS:

3

4

5

6

7

8

9

10

11

12

13

14

15

- 1 1. (Previously Presented) A system configured to acknowledge and service an interrupt issued to a processor of an intermediate node, the system comprising:
  - an external device coupled to a high latency path, the external device generating a pulsed interrupt signal for each type of interrupt supported by the processor;
    - an interrupt multiplexing device accessible by the processor over a fast bus, the interrupt multiplexing device adapted to issue the interrupt to the processor in response to each pulsed interrupt signal generated by the external device;
    - a low latency path coupling the external device to the interrupt multiplexing device and adapted to transport each pulsed interrupt signal generated by the external device to the interrupt multiplexing device; and
    - a status bit stored within the interrupt multiplexing device, the status bit adapted for assertion whenever the pulsed interrupt signal is detected at the interrupt multiplexing device,
  - wherein the processor efficiently acknowledges the issued interrupt by accessing the interrupt multiplexing device over the fast bus.
- 2. (ORIGINAL) The system of Claim 1 further comprising a current counter associated
- with the interrupt multiplexing device, the current counter incremented in response to
- each pulsed interrupt signal at the interrupt multiplexing device.
- 3. (ORIGINAL) The system of Claim 2 further comprising an interrupt handler invoked
- by the processor to service the issued interrupt.

- 4. (ORIGINAL) The system of Claim 3 further comprising a last counter associated with
- the processor, the last counter incremented in response to each interrupt serviced by the
- 3 CPU.
- 5. (ORIGINAL) The system of Claim 4 further comprising means for comparing a value
- of the last counter with a value of the current counter to determine whether there are more
- 3 interrupts to service.
- 6. (ORIGINAL) The system of Claim 5 wherein the means for comparing comprises the
- 2 interrupt handler.
- 7. (ORIGINAL) The system of Claim 1 wherein the external device is a direct memory
- 2 access controller.
- 8. (ORIGINAL) The system of Claim 1 wherein the low latency path is a printed circuit
- board trace.
- 9. (ORIGINAL) The system of Claim 1 wherein the high latency path is a peripheral
- 2 computer interconnect bus.
- 10. (ORIGINAL) The system of Claim 1 wherein the interrupt multiplexing device is a
- field programmable gate array device.
- 1 11. (Previously Presented) A method for acknowledging and servicing an interrupt is-
- sued to a processor of an intermediate node, the method comprising the steps of:
- generating a pulsed interrupt signal at an external device coupled to a high latency
- 4 path;

- transporting the pulsed interrupt signal to an interrupt multiplexing device over a
- 6 low latency path coupling the external device to the interrupt multiplexing device;
- asserting a status bit in response to detecting the pulsed interrupt signal at the in-
- 8 terrupt multiplexing device;
- issuing the interrupt to the processor in response to each pulsed interrupt signal
- 10 received at the interrupt multiplexing device; and
- invoking an interrupt handler to service the issued interrupt.
- 1 12. (Previously Presented) The method of Claim 11 further comprising the steps of:
- initializing a last counter; and
- incrementing the last counter in response to each interrupt serviced.
- 1 13. (ORIGINAL) The method of Claim 12 further comprising the steps of:
- reading the status bit; and
- if the status bit is clear, dismissing the handler.
- 1 14. (ORIGINAL) The method of Claim 13 wherein the step of reading further comprises
- the step of clearing the status bit.
- 1 15. (Previously Presented) The method of Claim 13 further comprising the steps of:
- incrementing a current counter in response to each pulsed interrupt signal at the
- 3 interrupt multiplexing device;
- if the status bit is set, reading a value of the current counter;

- comparing the current counter value with a value of the last counter; and
- if the last counter value is greater than or equal to the current counter value, re-
- turning to the step of reading the status bit.
- 16. (ORIGINAL) The method of Claim 15 further comprising the steps of:
- if the last counter value is not greater than or equal to the current counter value,
- 3 checking a control block stored in a memory of the node, the control block shared be-
- tween the processor and the external device; and
- determining whether the processor owns the control block.
- 17. (ORIGINAL) The method of Claim 16 further comprising the steps of:
- if the processor owns the control block, processing the control block; and
- incrementing the last counter.
- 18. (ORIGINAL) The method of Claim 17 further comprising the steps of:
- determining whether a preset limit for processing control blocks has been
- 3 reached; and
- if the preset limit is reached, dismissing the handler.
- 19. (Previously Presented) Apparatus for acknowledging and servicing an interrupt is-
- sued to a processor of an intermediate node, the apparatus comprising:
- means for generating a pulsed interrupt signal at an external device coupled to a
- 4 high latency path;
- means for transporting the pulsed interrupt signal to an interrupt multiplexing de-
- 6 vice over a low latency path coupling the external device to the interrupt multiplexing
- 7 device;
- means for asserting a status bit in response to detecting the pulsed interrupt signal
- 9 at the interrupt multiplexing device;

means for issuing the interrupt to the processor in response to each pulsed interrupt signal received at the interrupt multiplexing device; and means for invoking an interrupt handler to service the issued interrupt.

- 20. (ORIGINAL) A computer readable medium containing executable program instruc-
- tions for acknowledging and servicing an interrupt issued to a processor of an intermedi-
- ate node, the executable program instructions comprising program instructions for:
- generating a pulsed interrupt signal at an external device coupled to a high latency path;
- transporting the pulsed interrupt signal to an interrupt multiplexing device over a low latency path coupling the external device to the interrupt multiplexing device;
- asserting a status bit in response to detecting the pulsed interrupt signal at the interrupt multiplexing device;
  - issuing the interrupt to the processor in response to each pulsed interrupt signal received at the interrupt multiplexing device; and
- invoking an interrupt handler to service the issued interrupt.
- 1 21. (Previously Presented) Electromagnetic signals propagating on a computer network
- 2 comprising,

10

11

- the electromagnetic signals carrying instructions for execution on a processor for:
- generating a pulsed interrupt signal at an external device coupled to a high latency path;
- transporting the pulsed interrupt signal to an interrupt multiplexing device over a
- 7 low latency path coupling the external device to the interrupt multiplexing device;
- asserting a status bit in response to detecting the pulsed interrupt signal at the interrupt multiplexing device;

- issuing the interrupt to the processor in response to each pulsed interrupt signal received at the interrupt multiplexing device; and
- invoking an interrupt handler to service the issued interrupt.
- 22. (Previously Presented) A method for acknowledging and servicing an interrupt is-
- sued to a processor, the method comprising:
- generating a pulsed interrupt signal at an external device;
- 4 transporting the pulsed interrupt signal to an interrupt multiplexing device over a
- first low latency path that couples the external device to the interrupt multiplexing de-
- 6 vice;
- asserting a status bit in the interrupt multiplexing device corresponding to the in-
- 8 terrupt in response to detecting the pulsed interrupt signal;
- issuing the interrupt to the processor over a second low latency path;
- reading the status bit over the second low latency path by an interrupt handler in-
- 11 ternal to the processor; and
- clearing the status bit in response to the reading of the status bit to effectively ac-
- knowledge the interrupt.
- 23. (Previously Presented) The method of claim 22 further comprising:
- checking, by the interrupt handler, ownership of a control block and in response
- to the processor owning the control block, processing the control block.
- 1 24. (Previously Presented) The method of claim 23 further comprising:
- assigning ownership of the control block over a high latency path.

- 1 25. (Previously Presented) The method of claim 23 further comprising:
- incrementing a current counter in response to each pulsed interrupt signal re-
- 3 ceived at the interrupt multiplexing device;
- incrementing a last counter in response each control block processed by the inter-
- 5 rupt handler;
- 6 comparing the value of the current counter and the value of the last counter; and
- if the value of the current counter is greater than the value of the last counter,
- which thereby indicates the control block corresponding to the interrupt has not yet been
- 9 processed, continuing to attempt to access and process the control block.
- 26. (Previously Presented) The method of Claim 25 further comprising:
- determining whether a preset limit for processing control blocks has been
- 3 reached; and
- if the preset limit is reached, dismissing the interrupt handler.
- 27. (Previously Presented) An apparatus for acknowledging and servicing an interrupt
- 2 issued to a processor, the apparatus comprising:
- an external device generating a pulsed interrupt signal;
- a first low latency path that couples the external device to and interrupt multi-
- 5 plexing device for transporting the pulsed interrupt signal to the interrupt multiplexing
- 6 device;
- a status bit in the interrupt multiplexing device corresponding to the asserted in-
- 8 terrupt and set in response to detecting the pulsed interrupt signal;
- a second low latency path for issuing the interrupt to the processor;
- an interrupt handler internal to the processor for reading the status bit over the
- second low latency path, where the status bit is cleared in response the reading to effec-
- tively acknowledge the interrupt.

- 28. (Previously Presented) The apparatus of claim 27 further comprising:
- the interrupt handler checks ownership of a control block and, in response to the
- processor owning the control block, processes the control block.
- 29. (Previously Presented) The apparatus of claim 28 further comprising:
- a high latency path through which ownership of the control block is assigned.
- 1 30. (Previously Presented) The apparatus of claim 28 further comprising:
- a current counter incremented in response to each pulsed interrupt signal received at the interrupt multiplexing device;
- a last counter incremented in response to each control block processed by the interrupt handler; and
- a comparator for comparing the value of the current counter and the value of the
- 7 last counter and if the value of the current counter is greater than the value of the last
- s counter, which thereby indicates the control block corresponding to the interrupt has not
- 9 yet been processed.
- 1 31. (Previously Presented) The apparatus of Claim 30 further comprising:
- 2 circuitry for determining whether a preset limit for processing control blocks has
- been reached a for dismissing the interrupt handler if the preset limit is reached.
- 1 32. (Previously Presented) An apparatus for acknowledging and servicing an interrupt
- issued to a processor, the apparatus comprising:

3	means for generating a pulsed interrupt signal at an external device;
4	means for transporting the pulsed interrupt signal to an interrupt multiplexing de-
5	vice over a first low latency path that couples the external device to the interrupt multi-
6	plexing device;
7	means for asserting a status bit in the interrupt multiplexing device corresponding
8	to the interrupt in response to detecting the pulsed interrupt signal;
9	means for issuing the interrupt to the processor over a second low latency path;
10	means for reading the status bit over the second low latency path by an interrupt
11	handler internal to the processor; and
12	means for clearing the status bit in response to the reading of the status bit to ef-
13	fectively acknowledge the interrupt.
1	33. (Previously Presented) A computer readable media comprising, the computer read-
2	able media having instructions written thereon for execution on a processor for:
3	generating a pulsed interrupt signal at an external device;
4	transporting the pulsed interrupt signal to an interrupt multiplexing device over a
5	first low latency path that couples the external device to the interrupt multiplexing de-
6	vice;
7	asserting a status bit in the interrupt multiplexing device corresponding to the in-
8	terrupt in response to detecting the pulsed interrupt signal;
9	issuing the interrupt to the processor over a second low latency path;
10	reading the status bit over the second low latency path by an interrupt handler in-
11	ternal to the processor; and
12	clearing the status bit in response to the reading of the status bit to effectively ac-
13	knowledge the interrupt.

34. (Previously Presented) Electromagnetic signals propagating on a computer network 14 comprising, 15 the electromagnetic signals carrying instructions for execution on a processor for: 16 generating a pulsed interrupt signal at an external device; 17 transporting the pulsed interrupt signal to an interrupt multiplexing device over a 18 first low latency path that couples the external device to the interrupt multiplexing de-19 vice; 20 asserting a status bit in the interrupt multiplexing device corresponding to the in-21 terrupt in response to detecting the pulsed interrupt signal; 22 issuing the interrupt to the processor over a second low latency path; 23 reading the status bit over the second low latency path by an interrupt handler in-24 ternal to the processor; and 25 clearing the status bit in response to the reading of the status bit to effectively ac-26 knowledge the interrupt. 27